System-on-chip test architectures: nanometer design for testability

By:

Contributor(s):

Publication details: Boston Morgan Kaufmann 2008Edition: Description: xxxiii, 856pISBN:

ISSN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Books	University Library	621.9 WAN (Browse shelf(Opens below))	Available		00059065

There are no comments on this title.

to post a comment.